


Unit 1

① classification of logic family

Digital logic family



The digital logic family has broadly classified into two types namely bipolar and unipolar. The bipolar logic families are classified as saturated & non-saturated types.

In saturated type of bipolar logic family transistors are operated on both cut off and saturation.

Resistor transistor logic (RTL), (ACTL) Direct coupled transistor logic, (IIL or I²L) Integrated Injection logic, (DTL) Diode transistor logic, (TTL) Transistor transistor logic & (HTL) High threshold logic

Subject: DLEC

Name of Faculty: _____


①

are commonly used bipolar logic families.

In unsaturated bipolar logic family the transistors are operated in beta cut off & non saturation. Schottky & Emitter coupled logic (ECL) are examples of unsaturated bipolar logic family.

There are two types of unipolar logic family namely p-channel MOS (PMOS) & n-channel MOS (NMOS) & complementary MOS (CMOS).

⊛ RTL (Resistor Transistor Logic).



RTL ckt of three I/P NOR gate is shown in fig. In this ckt resistance is connected in series with base of each transistor to reduce hogging current effect.

Actually the I/P capacitance has been charged & discharged through this additional resistance & time constant will be increased.

As its name suggest RTL ckt mainly consist of resistors & transistors.

Subject: _____

Name of Faculty: _____

Therefore the switching speed becomes slower. The fan out of RTL is four or five time delay is approximately 50 ns. (low)


★ TTL (Transistor Transistor Logic)

In TTL logic gates are built only around transistors. TTL was developed in 1965. All TTL families are available in small scale integration (SSI) package and in more complex forms as MSI & LSI packages. The difference in TTL series are not in digital functions that they perform but rather in the values of resistance & different type transistor which are used to develop basic gates.

The family of TTL is standard TTL, High speed TTL, low power TTL, Schottky TTL.

TTL ckt is most popular in bipolar logic family as it is fastest saturating logic family.

Fig shows basic TTL ckt for a two i/p NAND gate. A single multi emitter transistor replaces i/p diodes serves as one i/p, and the base collector



diode function as the series diode.

The multi emitter transistor is economically fabricated in monolithic form. In this a single isolated collector region is diffused, a single base region is diffused & formed in the collector region and the several emitter region are diffused as separate areas into the base region.

Fan Out: No of loads the o/p of a gate can drive w/o effecting its usual performance.


By load we mean the amt of current required by the i/p of another gate connected to the o/p of given gate.

★ Characteristics of Digital logic family

The important performance parameters are given below

- 1) Speed of operation
- 2) Power Dissipation
- 3) Vtg parameters
- 4) Current Parameters
- 5) Noise Immunity
- 6) Availability
- 7) Fan In
- 8) Fan out
- 9) Cost

o) Speed of operation: The operating speed



of a logic family is determined from the propagation delay. If a square wave is applied to I/P of an inverter, O/P of the inverter will be a square wave as shown in fig. It is very clear from fig that propagation delay is measured from the time difference betn 50% logic transition of I/P from its initial value & 50% logic transition of O/P. There are two types of propagation delay time t_{PHL} , t_{PLH}

t_{PHL} is delay time when O/P changes from High to low
 t_{PLH} is delay for O/P when changes from low to High

generally t_{PHL} , t_{PLH} are very close to each other.

Subject:

Name of Faculty: _____

(3)

① Power Dissipation: It is the amount of power drawn from supply during static & dynamic condition. In the static condition, the power dissipated in a logic gate is called static power consumption & similarly dynamic power consumption takes place in dynamic condition or switching transition. Static power consumption is power dissipated in logic gate when device is either ON or OFF. During transition from OFF to ON or ON to OFF the power consumed in a gate is called dynamic power consumption. It is directly proportional to switching freq & inversely proportional to cycle time.

② Voltage parameters:

High level I/P V_{IH} : V_{IH} is min I/P V_{IH} to be recognised as logic 1 or High. If I/P V_{IH} is less than V_{IH} it will not be accepted as logic 1 or High.

Low level I/P V_{IL} : V_{IL} is max I/P V_{IL} to be recognised as logic 0 or low. When I/P V_{IL} is greater than V_{IL} it will not be accepted as logic 0 or low.

High level O/P V_{OH} : V_{OH} is min O/P V_{OH} for High state or logic 1 under defined load condition.

Low level O/P V_{OL} : V_{OL} is max O/P V_{OL} for low state or logic 0.

Name of Faculty: _____

Subject: _____

• I_{OL} is the max current that o/p can sink
in low state or logic 0.
TGPCET Department of _____

⑥ Current Parameters : High level I/P current (I_{IH}):

I_{IH} is current that flows into an I/P when High level or logic 1 vtg is applied to that I/P.

low level I/P current (I_{IL}): I_{IL} is current that flows into an I/P when low level or logic 0 vtg is applied to that I/P.

I_{OH} is the max current that flows from an o/p & o/p can source in High state or logic 1.

⑦ Noise Immunity : Noise is always present in electronics ckt due to stray & magnetic field. Sometimes it distorts the o/p vtg of gate. It means the ckt ability to tolerate noise. In order to recognise logic 0 or 1, noise immunity is measured quantitatively which is

called noise margin (NM). Two types of it are

1) Low Noise ~~margin~~ ^{margin} (LNM): V_{NL} is the largest noise amplitude that is for no change of o/p vtg level when I/P vtg of logic gate is low interval ; $V_{NL} = V_{IL} - V_{OL}$.

2) HIGH NOISE MARGIN (HNM): V_{NH} is largest noise amplitude that is guaranteed for no change of o/p vtg level when I/P vtg of logic gate is high
 $V_{NH} = V_{OH} - V_{IH}$.

⑧ Fan In : Fan in is the max no of I/P for a logic gate in a particular logic family. This no is limited due to delay time. For ex a two I/P AND gate has fan in of two, a three I/P OR gate has fan in of three, a NOT gate has fan in of one. Generally delay of operation of any gate increases with increasing fan in respectively

Subject: _____

Name of Faculty: _____

⑨

① Fan Out : Fan out is defined as no of similar logic gates driven by a single logic gate. While a logic gate has high fan out.

Fan out depends on amount of source or sinks current of a gate while a logic gate has ^{o/p} high fan out, with more than its rated fan out.

② Cost : Cost of digital IC depends on quantity measured manufactured. The designer always tries to design low cost IC through quantity of IC used is large.

③ Availability : To choose a logic family for particular application, availability is an important parameters. Availability can be considered into different ways

1) popularity of logic family

2) Wired logic capability

3) Availability of complement o/p

4) Breadth of logic family


Subject: _____

Name of Faculty: _____

① Propagation Delay: When I/P to a gate changes suddenly, TTL gate response to I/P signal & it takes finite time to change the O/P state. This is due to change the switch from cut off state to saturation state or vice versa. The time delay is class propagation delay. The switching times of BJT is also class propagation delay.

② Delay time (t_d): When I/P V_{Iq} suddenly changes at time t_0 , there is no change at O/P until time t_1 . Here t_1 is the time when O/P V_{Oq} start to decrease due to change in collector current. The delay is generated as V_{Iq} across emitter & collector junction do not change instantaneously due to junction capacitance at the depletion region.

③ Fall time (t_f): Due to junction capacitance effects, the output voltage decreases as depicted in fig



At time t_2 the transistor is at the

fall time is $(t_2 - t_1)$

⑤

Subject: _____

Name of Faculty: _____

edge of saturation & o/p v_{tq} of transistor is 0.1V

① Saturation Time (t_s): It is clear from fig 1 that there is another step change in i/p v_{tq} from 5V to 0V at time t_3 . I/p v_{tq} changes suddenly, o/p v_{tq} does not change till t_4 due to removal of overdrive charge from base & collector region. Saturation time is computed as $(t_4 - t_3)$

② Rise time (t_r): Due to junction capacitance effects o/p v_{tq} rises similar to fall time & the transistor is now turning off. At time t_5 the transistor is at edge of cut off. Consequent the o/p is V_{CC} is 5V. The rise time is difference betn t_5 & t_4 .

The average propagation delay is defined as

$$t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

where

$$t_{PHL} = \text{Turn on delay time} \\ = t_d + \frac{t_f}{2}$$

$$t_{PLH} = \text{turn off delay time} \\ = t_s + \frac{t_r}{2}$$

(★) **Combinational logic** : A digital ckt is a combinational if its o/p is depending on i/p. It is memoryless. It deal with method of combining basic gates to get desired soln.

Combinational logic ckt can be constructed using logic gates & w/o fld from o/p to i/p.

- 1) **Product term** : A product term is logical product (AND) of literals. For ex $X, X\bar{Y}, XYZ$ are product of terms, where X, Y are boolean variables
- 2) **Sum term** : It is sum of literals or OR of literals for ex $X+\bar{Y}, X+Y+Z$ are sum terms.
- 3) **Sum of Products (SOP)** : It is logical exp in which OR of multiple product terms are present. SOP exp is $Y+X\bar{Y}+XYZ$
- 4) **Products of sum (POS)** : It is logical exp in which AND of multiple OR terms are present. Exp is $(X+X\bar{Y})(XY+Z)(\bar{Y}+Z)$ is POS exp.
- 5) **Minterms** : It is special type of product (AND) term. It is a product term which contains all the i/p variables that makes up a boolean exp.

Subject: _____

Name of Faculty: _____

(8)

6) Maxterms: It is special type of OR term. It is sum term that contains all n variables that makes up a boolean exp.

7) Canonical sum of Products: It is a complete

8) Canonical Product of Sum:

★ Canonical Sum of Product (SOP)
OR Minterm Representation and
(POS) Product of Sum (Maxterm)
representation.

In SOP (Sum of Product), the word sum and product are derived from symbolic representation of the OR and AND function respectively.

A product term is group of literals that are ANDed together. Ex ABC, XY etc.

✓ A sum term is any group of literals that are ORed together such $A+B+C$ etc.

A sum of products (SOP) is a group of product terms ORed together. Ex are

$$1) ABC + A\bar{B}\bar{C}$$

$$2) XY + XY\bar{Z} + YZ$$

In SOP, we find minterms in which

$$0 = \bar{A}$$

$$1 = A$$

it is represented by Σm .

where,

Σ represents sum of product

(7)

Subject:

Name of Faculty: _____

In POS, It is any group of sum terms ANDed together. Some examples of this form are

$$1) (A+B)(B+\bar{C})$$

$$2) (A+\bar{B}+C)(B+C+\bar{D})$$

Each of these product of sums expressions consists of two or more sum terms (OR) that are ANDed together. Each sum term consists of one or more literals appearing in either complemented or uncomplemented form.

In POS, we find maxterms in which

$$0 = A$$

$$1 = \bar{A}$$

It is represented by ΠM where

Π represents product of sum.

(*) Converting expression in standard SOP or POS form.

Sum of product form can be converted to standard sum of product by ANDing the term in the exp with terms formed by ORing the literal and its complement which are not present in that term.

For example for a three literal expression with literals A, B and C if there is a term AB, where C is missing then we form term $(C + \bar{C})$ and AND it with AB.

Therefore we get $AB(C + \bar{C}) = ABC + AB\bar{C}$

Q Convert the given expression in standard SOP

$$\begin{aligned}
 Y &= AC + AB + BC \\
 &= AC(B + \bar{B}) + AB(C + \bar{C}) + BC(A + \bar{A}) \\
 &= \underline{ABC} + \underline{A\bar{B}C} + \underline{ABC} + \underline{AB\bar{C}} + \underline{ABC} + \underline{\bar{A}BC} \\
 &= ABC + A\bar{B}C + AB\bar{C} + \bar{A}BC
 \end{aligned}$$

$$\text{as } (A + \bar{A} = A)$$

Subject: _____

Name of Faculty: _____

8

Q Convert the exp in standard SOP form

$$Y = A + AB + ABC$$

$$= A(B + \bar{B})(C + \bar{C}) + AB(C + \bar{C}) + ABC$$

$$= (AB + A\bar{B})(C + \bar{C}) + ABC + AB\bar{C} + ABC$$

$$= \underline{ABC} + \underline{ABC} + \underline{A\bar{B}C} + \underline{A\bar{B}\bar{C}} + \underline{ABC} + \underline{ABC} + \underline{ABC}$$

$$= ABC + ABC + A\bar{B}C + A\bar{B}\bar{C}$$

$$\text{as } (A + A = A)$$

Q Convert the exp in standard POS form.

$$Y = (A + B)(B + C)(A + C)$$

$$= (A + B + C\bar{C}) + (B + C + A\bar{A}) + (A + C + B\bar{B})$$

$$= (A + B + \underline{C}) (A + B + \underline{\bar{C}}) (A + B + \underline{C})$$

$$(A + B + \underline{C}) (A + B + \underline{\bar{C}}) (A + \underline{\bar{B}} + C)$$

$$= (A + B + C) (A + B + \bar{C}) (A + \bar{B} + C)$$

$$(A + B + C)$$

as $A + A = A$

Q. Convert the given exp in standard POS form

$$Y = A(A+B)(A+B+C)$$

$$= (A+B\bar{B}+C\bar{C})(A+B+C\bar{C})+(A+B+C)$$

$$= (A+B\bar{B}+C)(A+B\bar{B}+\bar{C})(A+B+C)$$

$$(A+B+\bar{C})(A+B+C)$$

$$= (A+B+C)(A+\bar{B}+C)(A+B+\bar{C}) =$$

$$(A+B+\bar{C})(A+B+C)(A+B+C) =$$

$$(A+B+C).$$

$$= (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)$$

$$(A+\bar{B}+\bar{C}).$$

★ SOP (Sum of Product) / Minterms Representation (1)

for two variable

Truth table is shown below


I/P		O/P		Minterms	
A	B	O/P	M	M	
0	0	0		$M_0 = \bar{A}\bar{B}$	3n minterms $0 = \bar{A}$ $1 = A$
0	1	1		$M_1 = \bar{A}B$	
1	0	1		$M_2 = A\bar{B}$	
1	1	0		$M_3 = AB$	

Σ and m are used to represent sum of minterms

Expression of SOP is

$$F = \Sigma m(1, 2)$$

$$= \bar{A}B + A\bar{B}$$



Subject: _____

Name of Faculty: _____

for three variable


Truth table is

A	B	C	O/P	Minterms
0	0	0	0	$m_0 = \bar{A}\bar{B}\bar{C}$
0	0	1	1	$m_1 = \bar{A}\bar{B}C$
0	1	0	1	$m_2 = \bar{A}B\bar{C}$
0	1	1	0	$m_3 = \bar{A}BC$
1	0	0	0	$m_4 = A\bar{B}\bar{C}$
1	0	1	0	$m_5 = A\bar{B}C$
1	1	0	1	$m_6 = AB\bar{C}$
1	1	1	1	$m_7 = ABC$

Expression of SOP is

$$F = \sum m(1, 2, 6, 7)$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$$



Subject: _____

Name of Faculty: _____


* Product of Sum (POS) / Maxterms Representation: (ΠM)

The expression of o/p is

$$\begin{aligned} F &= (A + \bar{B})(\bar{A} + B) \\ &= \Pi M(1, 2) \\ &= (0 \ 1)(1 \ 0) \end{aligned}$$

Truth table

I/P		O/P	Maxterms
A	B		
0	0	1	$M_0 = A + B$
0	1	0	$M_1 = A + \bar{B}$
1	0	0	$M_2 = \bar{A} + B$
1	1	1	$M_3 = \bar{A} + \bar{B}$




Q Determine boolean function of truth table shown below in terms of minterms & draw logic dig

I/P			O/P	Minterms ^①
A	B	C		
0	0	0	1	$M_0 = \bar{A}\bar{B}\bar{C}$
0	0	1	1	$M_1 = \bar{A}\bar{B}C$
0	1	0	0	$M_2 = A\bar{B}\bar{C}$
0	1	1	0	$M_3 = \bar{A}BC$
1	0	0	1	$M_4 = A\bar{B}\bar{C}$
1	0	1	1	$M_5 = A\bar{B}C$
1	1	0	0	$M_6 = ABC$
1	1	1	0	$M_7 = ABC$

Expression of SOP is

$$F = \sum m(0, 1, 4, 5)$$

$$= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$



Subject: _____

Name of Faculty: _____



Q Determine the boolean function of truth table in terms of maxterms & logic dig

S	I/P				O/P	Maxterms
	A	B	C	D		
0	0	0	0	0	0	$M_0 = A + B + C + D$
0	0	0	1	0	0	$M_1 = A + B + C + \bar{D}$
0	0	1	0	0	0	$M_2 = A + B + \bar{C} + D$
0	0	1	1	0	0	$M_3 = A + B + \bar{C} + \bar{D}$
0	1	0	0	0	1	
0	1	0	1	0	1	
0	1	1	0	0	1	
0	1	1	1	0	1	
1	0	0	0	0	1	
1	0	0	1	0	1	
1	0	1	0	0	1	
1	0	1	1	0	1	
1	1	0	0	0	1	
1	1	0	1	0	1	
1	1	1	0	0	1	
1	1	1	1	0	1	
1	1	1	1	1	0	$M_{15} = \bar{A} + \bar{B} + \bar{C} + \bar{D}$

Truth table consist of full maxterm
0, 1, 2, 3, 15


$$F = \prod M(0, 1, 2, 3, 15)$$

$$= (A + B + C + D) (A + B + C + \bar{D}) (A + B + \bar{C} + D) (A + B + \bar{C} + \bar{D})$$

Subject: _____

Name of Faculty: _____

logic diagram is



H/W 1) Develop truth table for logic exp
 $F = \sum m(1, 3, 5, 8, 7, 9, 12, 13)$

2) Develop truth table of logic exp
 $F = \bar{A}M(0, 1, 2, 4, 5, 7)$

3) Develop truth table of logic exp
 $F = \sum m(1, 2, 3, 4, 6, 7)$

4) Simplify the foll exp using boolean algebra
 $F(A, B, C, D) = \bar{A}M(2, 4, 10, 12, 13, 14)$

Subject: _____

Name of Faculty: _____

(12)

* K-Map (Karnaugh Map)

Map is a graphical representation of boolean function & it is used to simplify boolean function. This map method is also K-map or Karnaugh method.

K-map is a matrix of squares and each square represents a minterms or max terms form a boolean exp.

For 2 variable Kmap

No of square matrix = $2^2 = 4$ square

Each square represent a minterm in variables A & B

	B	A 0	1
0		m_0	m_2
1		m_1	m_3

0 $\rightarrow \bar{A}$

1 $\rightarrow A$

	B	\bar{A}	A
\bar{B}		0	2
B		1	3

Subject: _____

Name of Faculty: _____

For 3 variable

$$2^3 = 8 = \text{Square matrix.}$$

C \ AB	AB				C \ AB	AB			
	00	01	11	10		$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
0	0	2	6	4	0	0	2	6	4
1	1	3	7	5	1	1	3	7	5

For 4 variables

$$2^4 = 16 = \text{Square matrix}$$

CD \ AB	AB			
	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

Subject: _____

Name of Faculty: _____

13

Q Truth table is shown below. find the expression & minterms & also draw k-map for it

I/P		O/P
A	B	
0	0	0
0	1	1
1	0	1
1	1	1

0 → \bar{A}

1 → A

⇒

I/P		O/P	Minterms	Representn
A	B			
0	0	0	$M_0 = \bar{A}\bar{B}$	0
0	1	1	$M_1 = \bar{A}B$	1
1	0	1	$M_2 = A\bar{B}$	2
1	1	1	$M_3 = AB$	3

K-Map

		A	\bar{A}	B
	B	0	1	
\bar{B}	0	0	1	2
B	1	1	1	3

logic exp from k-map is

$$F = B + \bar{A}B$$

Q Truth table is shown below, write the boolean exp & also draw K-map.

I/P		O/P
A	B	
0	0	0
0	1	0
1	0	1
1	1	1

⇒

I/P		O/P	Minterms	Indices
A	B			
0	0	0	$M_0 = \bar{A}\bar{B}$	0
0	1	0	$M_1 = \bar{A}B$	1
1	0	1	$M_2 = A\bar{B}$	2
1	1	1	$M_3 = AB$	3

K-map

		A	\bar{A}	A
	B	0	1	
\bar{B}	0	0	0	1
B	1	0	1	1


2

3

Logic exp is

$$F = A$$

Q Simplify the logic dig, draw the K-map of it



logic exp is

$$O/P = \bar{A}B + A\bar{B} + AB$$

$$= 01, 10, 11 = \sum M(1, 2, 3)$$

K-map


		A	
		\bar{A}	A
B	0	0	1 ₂
	1	1 ₁	1 ₃

$$K\text{-map exp} = A + B$$

Subject:

Name of Faculty: _____

Q Simplify the logic dig & derive the exp
& draw the Kmap



$$\begin{aligned} \text{logic exp} &= A\bar{B} + \bar{A}B \\ &= \cancel{00} \setminus \cancel{10} \\ &\quad \downarrow 0 \quad \downarrow 01 \\ &= \sum m(1, 2) \end{aligned}$$

K-map


	A	\bar{A}	A
B	0	1	
\bar{B}	0	0	1 (2)
B	1	1 (1)	3

$$\text{logic exp} = A\bar{B} + \bar{A}B$$

Q : For the truth table shown below write boolean exp in terms of minterms and also draw K-map

I/P			O/P	Minterms
A	B	C		
0	0	0	0	
0	0	1	1	$M_1 = \bar{A} \bar{B} C$
0	1	0	1	$M_2 = \bar{A} B \bar{C}$
0	1	1	0	
1	0	0	0	
1	0	1	0	
1	1	0	1	$M_6 = A B \bar{C}$
1	1	1	1	$M_7 = A B C$

$$F = \sum m(1, 2, 6, 7)$$



$$\text{logic exp} = AB + \bar{A}\bar{B}C + B\bar{C}$$

Subject: _____

Name of Faculty: _____

Q Construct a K-map for boolean function
 $O = AB + C\bar{D}$

\Rightarrow expression is $O = AB + C\bar{D}$ is four variable so K-map consists of $2^4 = 16$ squares

CD		AB	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
		00	01	11	10	
CD	00	0	4	12	8	
CD	01	1	5	13	9	
CD	11	3	7	15	11	
CD	10	2	6	14	10	

Q Consider the expression & draw the K-map.

$$\bar{A}B + A\bar{B} + AB$$

$$\Rightarrow \text{logic exp} = \bar{A}B + A\bar{B} + AB$$

$$= 011011$$

$$= \sum m(1, 2, 3)$$

K-map

B		A	\bar{A}
		0	1
\bar{B}	0	0	2
B	1	1	3

H/w: 1) Consider the exp & draw the K-map

a) $\Sigma m (0, 2, 3)$

b) $\bar{A}B + A\bar{B}$

c) $\bar{A}\bar{B} + A\bar{B} + AB$

d) $\bar{A}\bar{B} + \bar{A}B + AB$

e) $\bar{A}BC + \bar{A}BC$

Q Consider the exp and draw K-map

$$\bar{A}BC + A\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$$

⇒ logic exp is


$$\bar{A}BC + A\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + ABC$$

$$001 \quad 101 \quad 010 \quad 110 \quad 111$$

$$= \Sigma m (1, 5, 2, 6, 7)$$

$$2^3 = 8$$

K-map



Name of Faculty: _____

Subject: logic exp = $\bar{A}B + AC + \bar{B}\bar{C} + \bar{A}\bar{B}C$

Q Plot the exp on K-map.

$$Y = AB\bar{C} + ABC + \bar{A}\bar{B}C.$$

$$Y = \bar{A}BC + \bar{A}BC$$

$$Y = \bar{A}BC + ABC$$

$$Y = \bar{A}BC + ABC.$$

$$Y = A\bar{B}\bar{C} + AB\bar{C}$$

$$\begin{aligned} 0 &\rightarrow A \\ 1 &\rightarrow \bar{A} \end{aligned}$$

Q plot the expression $(A+B)(\bar{A}+B)(\bar{A}+\bar{B})$ on K-map.


⇒ logic exp is:

$$(A+B)(\bar{A}+B)(\bar{A}+\bar{B})$$

$$00 \quad 10 \quad 11$$

$$= \bar{A}M(0, 2, 3).$$

K-map



Subject: _____

Name of Faculty: _____

(17)


Q Reduce the expression $(A+B)(A+\bar{B})(\bar{A}+\bar{B})$ using mapping

\Rightarrow logic exp is

$$(A+B)(A+\bar{B})(\bar{A}+\bar{B})$$

$$00 \quad 01 \quad 11$$

$$= \bar{A}M(0, 1, 3)$$



logic exp is $A + \bar{B}$

Q Map the expression

$$(A+B+C)(\bar{A}+B+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

$$(A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+C)$$

\Rightarrow logic exp is


$$(000)(101)(111)(011)(110)$$

$$= \bar{A}M(0, 5, 7, 3, 6)$$

Subject: _____

Name of Faculty: _____

K-map



logic exp = $ABC + \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{B}\bar{C}$


Q: Plot the boolean exp on K-map

$Y = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + ABC\bar{D}$
 $+ \bar{A}BC\bar{D} + A\bar{B}CD$

\Rightarrow

$\text{logic exp is } = (0100) (1010) (1101)$
 $(0110) (1011)$

$= \sum m (4, 10, 13, 6, 11)$




Subject: _____


Name of Faculty: _____

Q Reduce the foll expression

$\Pi m(2, 8, 9, 10, 11, 12, 14)$ & implement it using gates



logi exp = $(\bar{A}+\bar{B}+C+D) \cdot (\bar{A}+B) \cdot (\bar{A}+\bar{C}+D)$
 $(A+B+\bar{C}+D)$



Subject: _____

Name of Faculty: _____

Q Minimize the foll expression
in POS form

$$Y = (\bar{A} + \bar{B} + C + D) (\bar{A} + \bar{B} + \bar{C} + D)$$

$$(A + B + C + D) (A + \bar{B} + \bar{C} + D) (A + \bar{B} + C + \bar{D})$$

$$(\bar{A} + \bar{B} + C + D) (\bar{A} + \bar{B} + \bar{C} + \bar{D}) (\bar{A} + B + C + D)$$

Subject: _____

Name of Faculty: _____

Q $Y = \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}D$ is the logic expression. Draw the K-map.

⇒

$$Y = \bar{A}\bar{B}\bar{C}D + A\bar{B}\bar{C}D$$

$$= 0001 \quad 1001$$

$$= \sum M(1, 9)$$

K-Map

		AB			
		$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
CD	$\bar{C}\bar{D}$	00	01	11	10
	$\bar{C}D$	00	0	4	12
$\bar{C}\bar{D}$	01	1	5	13	9
$\bar{C}D$	11	3	7	15	11
$\bar{C}\bar{D}$	10	2	6	14	10

$\bar{B}\bar{C}D$

Logic exp is $Y = \bar{B}\bar{C}D$.

Q 2

Subject:

Name of Faculty: _____


Q Plot the boolean exp

$$Y = (A+B+C+\bar{D}) (A+\bar{B}+\bar{C}+D) (A+B+\bar{C}+\bar{D}) (\bar{A}+\bar{B}+C+\bar{D}) (\bar{A}+\bar{B}+\bar{C}+D)$$

Pos 0 - A
1 - \bar{A}

$$\Rightarrow Y = \prod M (1, 6, 3, 13, 14)$$

$$(0001) (0110) (0011) (1101) (1110)$$



$$\text{logic exp } \bar{y} = (A+B+\bar{D}) \cdot (\bar{B}+\bar{C}+D) \cdot (\bar{A}+\bar{B}+C+\bar{D})$$

Q8 Plot the boolean Algebra


$$Y = (A+\bar{B}+C) (A+\bar{B}+\bar{C}) (\bar{A}+\bar{B}+C) (A+B+\bar{C})$$

Subject: _____

Name of Faculty: _____

Q Reduce the expression
 $\Sigma m(0, 2, 3, 4, 5, 6)$ using
 mapping

23-8



H/w

Q Reduce the expression

$\Pi M(0, 1, 2, 3, 4, 7)$ using mapping

Q Reduce the expression

$\Sigma m(1, 2, 4, 6, 7)$ using mapping

& implement it using gates


Subject: _____

Name of Faculty: _____

(20)

Q Reduce using mapping the expression

$$\Sigma m(2, 3, 6, 7, 8, 10, 11, 13, 14)$$



$$\text{Logic exp} = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}D + \bar{A}\bar{B}C + C\bar{D} + \bar{A}BC$$

Q Reduce the exp using & implement it using logic gate

$$\Sigma m(0, 1, 2, 3, 5, 7, 8, 9, 10, 12, 13)$$

Q Reduce the full function using k-map

$$F(A, B, C, D) = \Sigma m(0, 1, 4, 8, 9, 10)$$

Subject: _____

Name of Faculty: _____

★ Don't Care Combination

As o/p of function is dependent on i/p variables. But in some cases o/p does not matter on combination of i/p variables


This happened as i/p combination are invalid & o/p corresponding to these i/p combination have no importance. These type of i/p combination are called don't care & are indicated by x & that can be either 0 or 1.

Either 0 or 1 is used in place of x so as to make the expression in the simplest form.

Q Simplify the logic function

$$f(A, B, C, D) = \sum m(0, 1, 2, 5, 6, 8) + d(3, 4, 7, 14)$$

using k-map in SOP & POS



$$f(A, B, C, D) = \bar{A} + \bar{B}\bar{C}\bar{D} + B\bar{C}\bar{D}$$

3n POS	AB		CD			
	00	01	11	10		
00	0	X ₄	0 ₁₂	8	$(\bar{B} + C + D)$	
01	1	5	0 ₁₃	0 ₉	$(\bar{D} + \bar{C} + \bar{A})$	
11	X ₃	X ₇	0 ₁₅	0 ₁₁		
10	2	6	X ₁₄	0 ₁₀	$(\bar{C} + \bar{D})$	

$$\text{logic exp } f(A, B, C, D) = (\bar{B} + C + D)(\bar{A} + \bar{C} + \bar{D})(\bar{C} + \bar{D})$$

Q Simplify the logic expression

$$f(A, B, C, D) = \pi(3, 5, 6, 11, 13, 14, 15) + d(4, 9, 10)$$


Using K-map in SOP & POS form.

Ans

K-Map in SOP form

Subject: _____


Name of Faculty: _____



$$f(A, B, C, D) = (A B C D) + (C D B) + (A B C) + (A B C)$$

gn

POS form



$$f(A, B, C, D) = (C + D + B)(D + C)(C + D + B)(C + D + A + B)$$

Subject: _____

Name of Faculty: _____

Q Simplify the foll

$$f(A, B, C, D) = \sum m(1, 2, 3, 4) + d(10, 11, 12)$$

K-Map in SOP form

		AB	$\bar{A}\bar{B}$	$\bar{A}B$	AB	$A\bar{B}$	
CD		00	01	11	10		
$\bar{C}\bar{D}$	00	0	1	X			$\bar{C}\bar{D}B$
$\bar{C}D$	01	1					
$D\bar{A}\bar{B}$	CD	11			X		
$\bar{C}\bar{D}$	10	1			X		$C\bar{B}$

$$f(A, B, C, D) = B\bar{C}\bar{D} + \bar{B}C + \bar{A}B\bar{D}$$

Q Simplify the foll simultaneous equ

$$1) f(A, B, C, D) = \sum m(1, 2, 3, 7) + d(8, 9, 10)$$

$$2) \sum m(1, 5, 6, 12, 13, 14) + d(2, 4)$$

$$3) f(A, B, C, D) = \sum m(0, 2, 6, 10, 11, 12, 13) + d(3, 4, 5, 14, 15)$$

Subject: _____

Name of Faculty: _____

$$Q \quad f_2 = \sum m(1, 2, 6, 7, 8, 13, 14, 15) \\ + d(3, 5, 12)$$

$$Q \quad f_1(x_1 x_2 x_3 x_4) = d(12, 14) + \\ \sum m(1, 2, 3, 5, 7, 8, 9)$$

$$Q \quad f_2(x_1 x_2 x_3 x_4) = d(10, 11) + \\ \sum m(0, 1, 2, 3, 4, 6, 8, 9)$$

$$Q \quad f_2(x_1 x_2 x_3 x_4) = d(14, 15) + \\ \sum m(1, 3, 5, 7, 8, 9, 12, 13)$$

Q Reduce the foll function using Karnaugh map technique

$$f(A, B, C, D) = \sum m(5, 6, 7, 12, 13) \\ + \sum d(4, 9, 14, 15)$$

Subject: _____


Name of Faculty: _____

Q Simplify using K-Map

$$f(x_1, x_2, x_3, x_4) = \prod m(3, 4, 5, 7, 11, 13, 15) \cdot d(6, 8, 10, 12)$$

⇒

K-Map in POS form



$$f(x_1, x_2, x_3, x_4) = (x_3 + x_4 + \bar{x}_1) \cdot (x_3 + \bar{x}_4 + x_2)$$

$$\cdot (\bar{x}_3 + \bar{x}_4 + x_1) (\bar{x}_3 + x_1 + \bar{x}_2) (\bar{x}_3 + \bar{x}_1 + x_2)$$

Subject: _____


Name of Faculty: _____

Q simplify boolean expression using
K-map

$$F(A, B, C, D) = \prod m(2, 7, 9, 10, 11, 12, 14, 15)$$

$$\bullet d(0, 4, 6, 8)$$

\Rightarrow K-map in POS form



$$F(A, B, C, D) = (C+D) \cdot (\bar{A}+B) (\bar{A}+\bar{B}+\bar{C})$$

$$\bullet (A+\bar{C}+D)$$

Subject: _____

Name of Faculty: _____

Q Simplify using K-Map.

$$F(A, B, C, D) = d(2, 6) + \Pi m(0, 3, 4, 7, 8, 10, 12, 14)$$

⇒

K-map in POS form

		AB			
		AB	A \bar{B}	$\bar{A}B$	$\bar{A}\bar{B}$
CD	00	0	4	12	8
	01	1	5	13	9
$\bar{C}D$	11	3	7	15	11
	10	X ₂	X ₆	14	10

A group of four 0s in the first row (00) is circled, with an arrow pointing to (\bar{D}) .
 A group of four 0s in the first two columns (00 and 01) is circled, with an arrow pointing to $(\bar{C} + A)$.

$$F(A, B, C, D) = \bar{D} \cdot (\bar{C} + A)$$

Subject: _____

Name of Faculty: _____

Q Implement the full function

$$F(A, B, C) = \sum m(0, 1, 3, 7) + \sum d(2, 5)$$

K-Map

		ABC			
		$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	AB
c	\bar{c}	00 1	01 X	10 0	11 4
	c	01 1	11 1	10 1	11 X

Groupings: A group of four 1s in the first two columns is labeled \bar{A} . A group of four 1s in the bottom two rows is labeled c.

$$F(A, B, C) = \bar{A} + c$$

Q Find the reduced SOP form of the full function

$$F(W, X, Y, Z) = \sum d(2, 5, 13) + \sum m(0, 7, 8, 9, 10, 12)$$

Subject: _____

Name of Faculty: _____

★ Multiplexer (MUX).




fig: Block dig of multiplexer

- 1) The multiplexer is combinatorial ckt widely used standard ckt in digital design
- 2) The mux or data selector is a logic ckt that gets one out of several input to a single o/p.
- 3) The input selected is controlled by a set of select i/p above fig shows the block dig of mux with n i/p lines & one o/p lines
- 4) Selecting one out of n i/p for connection to the o/p. A set of m select i/p is required where

$$2^m = n$$

Subject: _____

Name of Faculty: _____

5) Depending on the digital code applied at the select i/p , one out of n data i/p is selected and transmitted to the single o/p Y .

6) Mux acts like digitally controlled multi position switch. The digital code applied to the select i/p determines which data i/p will be switched to the o/p .

Application:

- 1) Data acquisition system
- 2) Reduce no of wire required to transfer data from source to destination
- 3) to simplify logic design

Subject: _____

Name of Faculty: _____

Various types of MUX are


- 1) 2:1
- 2) 4:1
- 3) 8:1 etc.

1) 2:1 Multiplexer

$$2^m = n$$

if $m=1$ = no of select pins

$$2^1 = 2 = \text{Input}$$



logic diagram:

S ₀	O/P
\bar{S}_0 0	D ₀
S ₀ 1	D ₁

Subject: _____


Name of Faculty: _____

2) 4:1 Multiplexer .

$2^m = n$


$2^2 = 2^m = 4 = \text{no of I/P}$

$m = 2 = \text{no of select pins}$



logic dig

S_1	S_0	$Y (O/P)$
\bar{S}_1	\bar{S}_0	D_0
\bar{S}_1	S_0	D_1
S_1	\bar{S}_0	D_2
S_1	S_0	D_3



Subject: _____

Name of Faculty: _____

3) 8:1 MUX


$$2^m = 2^3 = 8 = \text{No of I/O}$$

$$m = 3 = \text{Select Pins}$$

Truth table


Select Pins			O/P (Y)
S ₂	S ₁	S ₀	O/P (Y)
0	0	0	D ₀₀
0	0	1	D ₀₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

Logic dig :



Subject:


Name of Faculty:



Subject: _____

Name of Faculty: _____


Q Design 32:1 MUX using two 16:1 MUX & one 2:1 MUX



Subject: _____

Name of Faculty: _____

Q Design 16:1 MUX using 4:1 MUX.



Subject: _____

Name of Faculty: _____

Q Implement the foll function using


881 MUX

$$F(x, y, z) = \sum m(0, 2, 3, 5)$$

select Pins
 $2^3 = 8$

⇒

logic 1



Subject: _____


Name of Faculty: _____

W/12

Q Implement the following function using suitable multiplexer

$F(W, X, Y, Z) = \sum M(1, 2, 4, 5, 12, 14, 15)$

2⁴ = 16 — Select Pins
— 9/p's



Subject: _____

Name of Faculty: _____

Q Implement full function using
 $f(A, B, C, D) = \sum m(1, 3, 6, 5, 12, 14, 15)$


Q Implement the full function using
 8:1 MUX

$f = \sum m(0, 5, 6, 8, 10)$ $2^4 = 16$

⇒ Implementation table. $8 \rightarrow 1$ 0

g/p	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
A	0	1	2	3	4	5	6	7
\bar{A}	8	9	10	11	12	13	14	15

g/p to MUX 1 0 \bar{A} 0 0 A A 0




Subject: _____

Name of Faculty: _____

Q16 Implement the full function using
 8:1 MUX $F = \sum m(0, 1, 2, 3, 11, 12, 14, 15)$.

→ Implementation table

g/p	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
A	0	1	2	3	4	5	6	7
\bar{A}	8	9	10	11	12	13	14	15
g/p to MUX	A	A	A	A	\bar{A}	0	\bar{A}	\bar{A}



Subject:

logic 0

S₂ S₁ S₀

Name of Faculty: _____

Q Implement the logic function

$$f(A, B, C) = \sum m(0, 3, 4, 6, 7)$$

using 4:1 MUX

5-16

Q Implement full function using

8:1 MUX

$$f = \sum m(0, 1, 2, 3, 11, 12, 14, 15)$$


5-17 Q Implement using 8:1 MUX

$$f(A, B, C, D) = \sum m \left(\begin{array}{l} 2, 4, 6, 7, 9, 10, \\ 11, 12, 15 \end{array} \right)$$

Subject: _____

Name of Faculty: _____

① Demultiplexer (Demux).



- 1) A multiplexer takes several i/p & transmit one of them to the o/p. A demultiplexer perform reverse operation.
- 2) A demultiplexer can thought as distributor.
- 3) The select input determine to which o/p data input will be transmitted.
- 4) The no of o/p lines are "n" and no of select lines are m where


$$n = 2^m$$

This no can also be used as asr binary to decimal with binary i/p applied at select i/ps lines & output will be obtain & corresponding line.

Subject: _____

Name of Faculty: _____

1) 1:4 demux



$$n = 2^m$$

$$\text{o/p } (4) = 2^2$$

$$m = 2$$

Truth table

Select, i/p		o/p			
s_1	s_0	Y_0	Y_1	Y_2	Y_3
0	0	Din	0	0	0
0	1	0	Din	0	0
1	0	0	0	Din	0
1	1	0	0	0	Din

$$Y_0 = \bar{s}_0 \bar{s}_1 \text{ Din}$$

$$Y_1 = s_0 \bar{s}_1 \text{ Din}$$


$$Y_2 = s_1 \bar{s}_0 \text{ Din}$$

$$Y_3 = s_1 s_0 \text{ Din}$$

Subject:

Name of Faculty: _____

Logic dig




②

Subject: _____

Name of Faculty: _____

Q Obtain 1:32 demux using suitable no of 1:16 demux.



$$n = 2^m$$

$$\textcircled{16} - n = 2^{\textcircled{4}} - \text{selected 'I/p Pins}$$

|
o/p


Subject: _____

Name of Faculty: _____

Q) Realise the foll function using
1:8 Demux using suitable gates

$$f_1(A, B, C) = \sum m(0, 2, 4, 7) \&$$


$$f_2(A, B, C) = \sum m(1, 2, 5, 6)$$



Subject: _____

Name of Faculty: _____

① Decoder



A decoder is a logic ckt that convert n bit binary i/p code into m o/p lines such that only one o/p line is activated for each one of the possible combinations of i/ps.

Application of decoder

- ① In micro computers, decoder are use for generating chip select signal for selecting a particular memory bank.
- ② In micro processor, decoders are use for instruction decoding purpose.

Subject: _____


Name of Faculty: _____

Q) Implement a full adder using 3:8 decoder.

A	B	C	sum	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	$0+0=0$
1	1	0	0	1	$0+1 = 1$ $c=1$
1	1	1	1	1	$1+1 = 0$ $c=1$

$Sum = \Sigma m(1, 2, 4, 7)$

$Carry = \Sigma m(3, 5, 6, 7)$




Subject: _____

Name of Faculty: _____

Q Implement using 3:8 decoder

$$F_1(A, B, C) = \sum m(0, 1, 5, 6)$$


$$F_2(A, B, C) = \sum m(0, 3, 4, 7)$$




Q Design 5 line to 32 line decoder using 4 to 16 line

Subject: _____

Name of Faculty: _____



★ Encoder



An encoder is a combinational ckt which is design to perform the inverse operation of decoder

Subject: _____

Name of Faculty: _____

Encoding is process of converting family no or symbols into a coded format.

2) An encoder has a no of n lines only D_n which is activated at a given time & produces n -bit o/p code depending on which i/p is activated.

* Priority Encoder:

In an encoder there are n input lines only one of which is active in case if more than one i/p are active & at the same time if we have to establish some priorities then special type of encoders are required. This is called as priority Encoder.

The priority is established acc to the position of i/p

eg: 1) Octal to Binary priority encoder.

2) Decimal to BCD priority encoder


3) Hexadecimal to Binary

Subject: _____

Name of Faculty: _____

Q Difference betn Decoder & Encoder

Encoder	Decoder
1) It is one which generates binary code from numerous alphabate & character	1) It is one which generates more compact codes to a less compact codes
2) It has N no of i/p lines & m no of o/p lines	2) It has N i/p & max 2^N o/p
3) Block dig of it	3) Block dig



4) Eg 1) Priority Encoder

2) Hexadecimal to Binary encoder

4) Eg 1) code converters

2) BCD to 7 segment decoders

Subject: _____

Name of Faculty: _____

* Code Converters

Code Converters are usually multiple o/p ckt. Thus a code converter is a logic ckt whose i/p are bit patterns representing no in one code & whose o/p are the corresponding in different code

1) Binary to Gray Code Conversion

Binary	0	0	0	0	1	0	0	1	1
	↓	↓	↓	↓	↓	↓	↓	↓	↓
Gray	0	0	0	0	1	0	1	0	0

2) Gray to Binary Code Conversion

Gray	0	0	0	0	0	1	0	1	0
	↓	↗	↓	↗	↓	↗	↓	↗	↓
Binary	0	0	0	0	0	0	1	0	1

0 1 1

↓ ↗ ↓ ↗ ↓

0 1 0

Subject: _____

Name of Faculty: _____

** Design 3 bit binary to gray code converter using suitable gates

⇒ Truth Table

	Binary I/P			Gray O/P		
	B_2	B_1	B_0	G_2	G_1	G_0
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	0
5	1	0	1	1	1	1
6	1	1	0	1	0	1
7	1	1	1	1	0	0

K-Map for G_2

B_2	$B_1 B_0$			
	00	01	11	10
0	0	0	1	1
1	1	1	1	1


Grouping: A group of four 1s is circled in the top-right quadrant (cells 2, 4, 6, 7), labeled B_1 . A group of four 1s is circled in the bottom-right quadrant (cells 5, 7, 6, 4), labeled B_1 .

$$G_2 = B_1$$

Subject: _____


Name of Faculty: _____

Kmap for G_1




$G_1 = \overline{B_0} B_1 + B_0 \overline{B_1}$
 $= B_0 \oplus B_1$

Kmap for G_0



$G_0 = B_0 \overline{B_2} + B_2 \overline{B_0}$
 $= B_0 \oplus B_2$

Logic Dig :



Subject: _____

Name of Faculty: _____

Q Design BCD to Excess 3 code Converter using minimum no of NAND gate.

$$\begin{array}{r}
 8421 \\
 0000 \\
 \hline
 0011 \\
 0011 \\
 + 0011 \\
 \hline
 0100
 \end{array}$$

Truth Table:


	I/P				O/P			
	A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

The I/P conditions $M_{10}, M_{11}, M_{12}, M_{13}, M_{14}, M_{15}$ are don't care condition

Subject: _____


Name of Faculty: _____

Kmap for z



$Z = \bar{B}$

K-map for Y



$Y = AB + \bar{A}\bar{B}$

Subject: _____

Name of Faculty: _____

Kmap for X

		CD				
AB		00	01	11	10	
00	0	1	4	X ₁₂	8	ABD
01	1	5	X ₁₃	9		
11	3	7	X ₁₅	X ₁₁		
10	2	6	X ₁₄	X ₁₀		
						AB

$$X = AB + \overline{AB}D$$

Kmap for W

		CD				
AB		00	01	11	10	
00	0	4	X ₁₂	8		
01	1	5	X ₁₃	9		
11	3	7	X ₁₅	X ₁₁		
10	2	6	X ₁₄	X ₁₀		
						AD
						C




$$W = AD + C$$

Subject:

Name of Faculty: _____

logic dig:

D C B A



Subject: _____

Name of Faculty: _____

Q. Design a BCD to 7 segment decoder for common cathode configuration

In this decoder the o/p are used to drive 7 segment display. The seven segment is one of the common use display

The calculator, use BCD no which are converted into 7 segments code with the help of combinational logic ckt.

The seven segment a, b, c, d, e, f, g are shown in foll figure




fig: seven segment display

The truth table of seven segment is shown below

Subject: _____

Name of Faculty: _____

Truth table


Decimal no	g/ps			7 Segments							Display
	A	B	C/D	a	b	c	d	e	f	g	
0	0	0	00	1	1	1	1	1	1	0	
1	0	0	01	0	1	0	0	0	0	0	
2	0	0	10	1	1	0	1	1	0	1	
3	0	0	11	1	1	1	1	0	0	1	
4	0	1	00	0	1	1	0	0	1	1	
5	0	1	01	1	0	1	1	0	1	1	
6	0	1	10	1	0	1	1	1	1	1	
7	0	1	11	1	1	1	0	0	0	0	
8	1	0	00	1	1	1	1	1	1	1	
9	1	0	01	1	1	1	1	0	1	1	

Subject: _____


Name of Faculty: _____

K map for 7 segment a, b, c, d, e, f, g is function of A, B, C, D.

K-map for segment a



K map for segment b




$$B = A + \overline{C\overline{D}} + \overline{A}B + \overline{A}C\overline{D}$$

Subject: _____

Name of Faculty: _____

K map for Segment C



		AB			
	CD	00	01	11	10
00	0	1	4	X ₁₂	8
01	1	5	X ₁₃	9	
11	3	7	X ₁₅	X ₁₁	
10	2	6	X ₁₄	X ₁₀	


K map for segment D

		AB			
	CD	00	01	11	10
00	0	1	4	X ₁₂	8
01	1	5	X ₁₃	9	
11	3	7	X ₁₅	X ₁₁	
10	2	6	X ₁₄	X ₁₀	


Subject: _____

Name of Faculty: _____

K map segment E



K map for segment F



Subject: _____

Name of Faculty: _____